Acquisition time refers to the time interval between the release of the hold state (imposed by track-and-hold input circuitry) and the moment that the voltage on the sampling capacitor settles to within 1 LSB of a new input value. The picture below shows the formula for acquisition time (Tacq):
where N is the number of resolution bits, RSOURCE is the source impedance, and CSAMPLE is the sampling capacitance.
In the context of sampling theory, frequencies of an input signal that happen to exceed the Nyquist frequency are “aliased.” This means the frequencies of said input signal are replicated or “folded back” at alternate locations in the spectrum above and below the Nyquistfrequency. In order to prevent aliasing, you have to filter all undesired input signals, thus preventing the ADC from digitizing them. On the other hand, aliasing can actually be advantageous when undersampling.
Aperture delay (tAD) refers to the time interval in an ADC between the sampling edge of the clock signal (the rising edge of the clock signal in the picture below) and the moment that the sample is taken. The sample is taken immediately when the ADC’s track-and-hold goes into the hold state.
Aperture delay (red) and jitter (blue).
Aperture jitter (tAJ) refers to the variation from sample-to-sample in the aperture delay, as shown in this picture above. Typical ADC aperture jitter values are significantly smaller than those of aperture delay.
Binary Coding (Unipolar)
Straight binary is a coding scheme that is typically used for unipolar signals. The binary code (zero scale to full scale) ranges from all zeros (00…000) to the positive full-scale value of all ones (11…111). Midscale is represented by a one (the MSB) followed by all zeros (10…000). This code is similar to offset binary coding, which accommodates the positive and negative values of bipolar transfer functions.
The term ‘bipolar’ indicates that the signal swings above and below some reference level. In single-ended systems, the input is typically referenced to analog ground, so a bipolar signal is one that swings above and below ground. In differential systems, where the signal is not referenced to ground but where the positive input is referenced to the negative input, a bipolar signal is one in which the positive input swings above and below the negative input.
Clock jitter is the deviation from the true periodicity of a signal that’s assumed to be periodic. Jitter can be noticed in characteristics such as the signal amplitude, the frequency of successive pulses, or the phase of periodic signals. Jitter can be caused by crosstalk with carriers of other signals and/or electromagnetic interference (EMI). In analog-to-digital and digital-to-analog conversion, the sampling frequency is normally assumed to be constant. Samples should be converted at regular intervals.
If there is jitter present on the clock signal to the ADC or DAC, then the instantaneous signal error will be introduced. The error is proportional to the slew rate of the desired signal and the absolute value of the clock error. Various effects can come about depending on the pattern of the jitter in relation to the signal. In some conditions, less than a nanosecond of jitter can reduce the effective bit resolution of a converter with a Nyquist frequency of 22 kHz to 14 bits.
Common-Mode Rejection (CMR)
Common-Mode Rejection is the capability of a device to reject a signal that is common to both inputs. The common-mode signal can be a DC or AC signal, or a combination of both. The Common-Mode Rejection Ratio (CMRR) is the ratio of the differential signal gain to the common-mode signal gain. You’ll more often than not see CMRR expressed in decibels (dB).
Crosstalk is a measure of each analog input’s isolation from the other inputs. For ADCs with multiple input channels, crosstalk is signal that crosses over from one analog input to another. Usually, this value is expressed in decibels (dB). For DACs with multiple input channels, crosstalk is the noise that shows up on the DAC output when another DAC output channel is updated.
Differential Nonlinearity (DNL) Error
For an ADC, the analog input levels that trigger any two successive output codes should differ by one LSB (DNL = 0). Any deviation from one LSB is defined as Differential Nonlinearity (DNL). For a DAC, DNL error is the difference between the ideal output responses and the measured output responses for successive DAC codes. An ideal DAC output response would have analog output values that are exactly one code (LSB) apart (DNL = 0). (A DNL specification of greater than or equal to 1LSB guarantees monotonicity.) (See “Monotonic.”)
DNL for an ADC and a DAC.
Digital feedthrough is noise that can appear on a DAC output when the digital control lines are toggled. In the figure, feedthrough on the DAC output is the result of noise from the serial clock signal.
Typically expressed in dB, dynamic range is the distance between the specified maximum output level of a device and the noise floor. An ADC’s dynamic range is the range of signal amplitudes that the ADC can resolve; an ADC with a dynamic range of 60dB can resolve signal amplitudes from x to 1000x. Dynamic range is especially important in communication situations where the signal strength can vary dramatically. If the signal is too great, it over-ranges the ADC input. If the signal is too weak, it will get lost in the converter’s quantization noise.
Effective Number Of Bits (ENOB)
ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC’s error is solely comprised of quantization noise. As the input frequency increases, the overall noise (particularly in the distortion components) also increases, thereby reducing the ENOB and SINAD. (See ‘Signal-to-Noise and Distortion Ratio (SINAD).’) ENOB for a full-scale, sinusoidal input waveform is computed from the following formula:
This is a method of measurement where a voltage (or current) is forced at a remote point in a circuit, and the resulting current (or voltage) is measured (sensed). DACs with integrated output amplifiers, for example, sometimes include force-sense outputs. The inverting input of the output amplifier is available for external connection, and the feedback path must be closed externally.
Full-Power Bandwidth (FPBW)
An ADC is operated with an applied analog input at or near the converter’s specified full-scale amplitude. The input frequency is increased to the point at which the amplitude of the digitized conversion result has decreased by 3dB. That input frequency is defined as the full-power input bandwidth.
Full-Scale (FS) error
Full-scale error is the difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error + gain error, as shown in this figure.
Full-scale error for an ADC and a DAC.
FS Gain Error (DACs)
The full-scale gain error of a digital-to-analog converter (DAC) is the difference between the actual and the ideal output span. The actual span is determined by the output when all inputs are set to 1s, minus the output when all inputs are set to 0s. The full-scale gain error of any data converter can be affected by the choice of reference used to measure the gain error.
The gain error of an ADC or DAC shows how accurately the slope of an actual transfer function mirrors the slope of the ideal transfer function. Gain error is often expressed in LSB or as a percent of full-scale range (%FSR), and it can be calibrated out within software or with hardware. Gain error equals the full-scale error minus the offset error.
Gain error for an ADC and a DAC.
Gain Error Drift
Gain-error drift is the variation in gain error due to a change in ambient temperature, typically expressed in ppm/°C.
Gain matching indicates how well the gains of all channels in a multichannel ADC are matched to each other. To calculate gain matching, apply the same input signal to all channels, and report the maximum deviation in gain, typically in dB.
Glitch impulse is the voltage transient that appears at the DAC output when a major-carry transition occurs. Typically measured as nV•s, it equals the area under the curve on a voltage-vs-time graph.
A harmonic of a periodic signal is a sinewave multiple of the signal’s fundamental frequency.
Integral Nonlinearity (INL) Error
For data converters, INL is the deviation of an actual transfer function from a straight line. After nullifying offset and gain errors, the straight line is either a best-fit straight line or a line drawn between the end points of the transfer function. INL is often called ‘relative accuracy.’
INL for an ADC and a DAC.
Intermodulation Distortion (IMD)
IMD is a phenomenon in which nonlinearity in a circuit or device creates new frequency components not in the original signal. IMD includes the effects of harmonic distortion and two-tone distortion. It is measured as the total power of those selected intermodulation products (i.e., IM2 through IM5) to the total power of the two input signals, f1 and f2. The signals f1 and f2 are of equal amplitude and very close to one another in frequency. The 2nd- to 5th-order intermodulation products are as follows:
- 2nd-order intermodulation products (IM2): f1 + f2, f2 – f1
- 3rd-order intermodulation products (IM3): 2 x f1 – f2, 2 x f2 – f1, 2 x f1 + f2, 2 x f2 + f1
- 4th-order intermodulation products (IM4): 3 x f1 – f2, 3 x f2 – f1, 3 x f1 + f2, 3 x f2 + f1
- 5th-order intermodulation products (IM5): 3 x f1 – 2 x f2, 3 x f2 – 2 x f1, 3 x f1 + 2 x f2, 3 x f2 + 2 x f1.
Least Significant Bit (LSB)
In a binary number, the LSB is the least weighted bit in the group. Typically, the LSB is the furthest right bit. For an ADC or DAC, the weight of an LSB equals the full-scale voltage range of the converter divided by 2N, where N is the converter’s resolution. For a 12-bit ADC with a unipolar full-scale voltage of 2.5V, 1LSB = (2.5V/212) = 610µV
At the major-carry transition (around mid-scale), either the MSB changes from low to high and all other bits change from high to low, or the MSB changes from high to low and all other bits change from low to high. For example, 01111111 to 10000000 is a major-carry transition. Major-carry transitions often produce the worst switching noise. (See Glitch Impulse.)
A sequence increases monotonically if for every n, Pn + 1 is greater than or equal to Pn. Similarly, a sequence decreases monotonically if for every n, Pn + 1 is less than or equal to Pn. A DAC is monotonic if the analog output always increases as the DAC-code input increases. An ADC is monotonic if the digital output code always increases as the ADC analog input increases. A converter is guaranteed monotonic if the DNL error is no greater than ±1LSB
Most Significant Bit (MSB)
In a binary number, the MSB is the most weighted bit in the number. Typically, the MSB is the left-most bit.
Multiplying DAC (MDAC)
A multiplying DAC allows an AC signal to be applied to the reference input. By feeding the signal of interest into the reference input and by using the DAC codes to scale the signal, the DAC can be used as a digital attenuator.
No Missing Codes
An ADC has no missing codes if it produces all possible digital codes in response to a ramp signal applied to the analog input.
The Nyquist principle states that, to allow an analog signal to be completely represented with no aliasing effects, the ADC’s sampling rate must be at least twice the maximum bandwidth of the signal. This maximum bandwidth is called the Nyquist frequency.
Offset Binary Coding
Offset binary is a coding scheme often used for bipolar signals. In offset binary coding, the most negative value (negative full scale) is represented by all zeros (00…000) and the most positive value (positive full scale) is represented by all ones (11…111). Zero-scale is represented by a one (MSB) followed by all zeros (10…000). This scheme is similar to straight binary coding, which is typically used for unipolar signals. (See Binary Coding, Unipolar.)
Offset Error (Bipolar)
The offset error measurement in bipolar converters is similar to the offset error measurement in unipolar converters. However, the error measured at zero-scale is at the midpoint of the bipolar transfer functions. (See Offset Error (Unipolar).)
Offset Error (Unipolar)
Offset error, often called ‘zero-scale’ error, indicates how well the actual transfer function matches the ideal transfer function at a single point. For an ideal data converter, the first transition occurs at 0.5LSB above zero. For an ADC, the zero-scale voltage is applied to the analog input and is increased until the first transition occurs. For a DAC, offset error is the analog output response to an input code of all zeros.
Offset error for an ADC and a DAC.
Offset Error Drift
Offset-error drift is the variation in offset error due a change in ambient temperature, usually expressed in ppm/°C.
For an ADC, sampling the analog input at a rate much higher than the Nyquist frequency is called oversampling. Oversampling improves the ADC’s dynamic performance by effectively reducing its noise floor. Improved dynamic performance leads, subsequently, to higher resolution. Oversampling is the basis of sigma-delta ADCs.
Phase-Matching shows how well matched the phases of identical signals applied to all channels are in a multichannel ADC. Phase matching is the maximum deviation in phase among all the channels, and is typically reported in degrees.
Power-Supply Rejection Ratio (PSRR)
Power Supply Rejection Ratio (PSRR) is the ratio of the change in DC power supply voltage to the resulting change in full-scale error, expressed in dB.
For an ADC, quantization error is the difference between the actual analog input and the digital representation of that value.
With ratiometric measurement, instead of a constant reference voltage, only a fraction of the signal applied to the transducer (i.e., the load cell or bridge) is applied to the ADC’s voltage reference input. This measurement eliminates any errors introduced by changes in the reference voltage. An example of ratiometric measurement using a resistive bridge is shown in the figure below.
Ratiometric measurement using resistive bridge network.
ADC resolution is the number of bits used to represent the analog input signal. To more accurately replicate the analog signal, you must increase the resolution. Using an ADC with higher resolution also reduces the quantization error. For DACs, resolution is similar but reversed—incrementing the code applied to a higher resolution DAC produces smaller step sizes in the analog output.
Root Mean Square (RMS)
2/2 (or 0.707) times the peak value, which is 0.354 times the peak-to-peak value.
Sampling rate or sampling frequency, specified in samples per second (sps), is the rate at which an ADC captures (samples) the analog input. For ADCs that perform one sample per conversion (such as SAR, flash, and pipeline ADCs), the sampling rate is also referred to as the throughput rate. For sigma-delta ADCs, the sampling rate is typically much higher than the output data rate.
For a DAC, settling time is the interval between a command to update (change) its output value, and the instant it reaches its final value, within a specified percentage. Settling time is affected by the slew rate of an output amplifier and the amount of amplifier ringing and signal overshoot. For an ADC, it is essential that the time required for voltage on the sampling capacitor to settle to within 1 LSB be less than the converter’s acquisition time.
Signal-to-Noise And Distortion (SINAD)
SINAD is the ratio of the RMS value of the sinewave (input for an ADC, or reconstructed output for a DAC) to the RMS value of the converter noise plus distortion (without the sinewave). RMS noise plus distortion includes all spectral components up to the Nyquist frequency, excluding the fundamental and the DC offset. SINAD is typically expressed in dB.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the amplitude of the desired signal to the amplitude of the noise signals at a given point in time. For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum ADC noise is caused by quantization error only and results directly from the ADC’s resolution (N bits):
(Actual ADCs produce thermal noise, reference noise, clock jitter, etc., in addition to quantization noise.)
Signed Binary Coding
Signed binary is a coding scheme in which the MSB represents the sign (positive or negative) of a binary number. Thus, the 8-bit representation of -2 is 10000010, and the representation of +2 is 00000010.
Slew rate is the maximum rate at which a DAC output can vary, or the maximum rate at which an ADC’s input can vary without causing an error in the digitized output. For a DAC with an output amplifier, the specified slew rate is typically that of the amplifier.
Small-Signal Bandwidth (SSBW)
To measure SSBW, apply an analog input signal of sufficiently small amplitude to an ADC so that its slew rate does not limit the ADC performance. Then, sweep the input frequency up to the point where the amplitude of the digitized conversion result decreases by -3dB. SSBW is often limited by the performance of the associated track-and-hold amplifier.
Spurious-Free Dynamic Range (SFDR)
SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset. SFDR is specified in decibels relative to the carrier (dBc).
Total Harmonic Distortion (THD)
THD measures the distortion content of a signal, and is specified in decibels relative to the carrier (dBc). For ADCs, THD is the ratio of theRMS sum of the selected harmonics of the input signal to the fundamental itself. Only harmonics within the Nyquist limit are included in the measurement.
Track-and-hold, often called ‘sample-and-hold,’ refers to the input-sampling circuitry of an ADC. The most basic representation of a track-and-hold input is an analog switch and a capacitor. (See figure below.) The circuit is in ‘track’ mode when the switch is closed. When the switch opens, the last instantaneous value of the input is held on the sampling capacitor, and the circuit is in ‘hold’ mode.
Transition noise is the range of input voltages that cause an ADC output to toggle between adjacent output codes. As the analog input voltage is increased, the voltages that define where each code transition occurs (code edges) are uncertain due to the associated transition noise.
Two’s Complement Coding
Two’s Complement is a digital coding scheme for positive and negative numbers that simplifies addition and subtraction computations. In this scheme, the 8-bit representation of -2 is 11111110, and the representation of +2 is 00000010.
Undersampling is a technique in which the ADC sampling rate is lower than the analog input frequency; a condition that causes aliasing. Given the Nyquist criterion, it is natural to expect that undersampling would result in a loss of signal information. However, with proper filtering of the input signal and with proper selection of the analog input and sampling frequencies, the aliased components that contain the signal information can be shifted from a higher frequency to a lower frequency and then converted.
This method effectively uses the ADC as a downconverter, shifting higher-bandwidth signals into the ADC’s desired band of interest. For this technique to be successful, the bandwidth of the ADC’s track-and-hold must be capable of handling the highest frequency signals anticipated.
For an ADC with single-ended analog input, the unipolar input ranges from zero-scale (typically ground) to full scale (typically the reference voltage). For an ADC with differential inputs, the unipolar input ranges from zero-scale to full-scale, with the input measured as the positive input with respect to the negative input.
(See offset error (unipolar).)
(Source material & images used with permission from Maxim, Analog and Mixed-Signal Semiconductor Manufacturing Company)